NOT GATE 과제

2024044293 최시온


<VHDL 코드>


```
library ieee;
use ieee.std_logic_1164.all;

entity not_gate is
	port (
		a : in std_logic;
		y : out std_logic
	);
end not_gate;

architecture behavior of not_gate is
begin
	y <= not a;
end behavior;
```

<회로>


File Edit Project Simulate FPGA Window Help
main of not_gate · Logisim-evolution v3.9.0
Design Simulate
main
not_gate
Wiring
Splitter
Pin
Probe
Tunnel
Pull Resistor
Clock
POR
Constant
Power
Ground
Do not connect
Transistor
Transmission Gate
Properties State
Pin "a"
FPGA supported Supported
Facing → East
Output? No
Data Bits 1
Three-state? No
Pull Behavior Unchanged
Label a
Label Font SansSerif Bold 16
Radix Binary
Reset value: 0x0
Appearance Classic Logisim
a
not_gate
y
VHDL simulator log
Loading work.top_sim(comp)#1
Environnment builded
1.2
0
TCL_BINDER_CONNECTED
TCL_BINDER_RUNNING
Auto ×½ ×1 ×2
23°C 대체로 흐림
검색
오후 4:02 2026-10-03


File Edit Project Simulate FPGA Window Help
main of not_gate · Logisim-evolution v3.9.0
Design Simulate
main
not_gate
Wiring
Splitter
Pin
Probe
Tunnel
Pull Resistor
Clock
POR
Constant
Power
Ground
Do not connect
Transistor
Transmission Gate
Properties State
Pin "a"
FPGA supported Supported
Facing → East
Output? No
Data Bits 1
Three-state? No
Pull Behavior Unchanged
Label a
Label Font SansSerif Bold 16
Radix Binary
Reset value: 0x0
Appearance Classic Logisim
a
not_gate
y
VHDL simulator log
Loading work.top_sim(comp)#1
Environnment builded
1.2
0
TCL_BINDER_CONNECTED
TCL_BINDER_RUNNING
Auto ×½ ×1 ×2
23°C 대체로 흐림
검색
오후 4:03 2026-10-03